Mendeley出力
Guide to Computer Processor Architecture : A RISC-V Approach, with High-Level Synthesis / by Bernard Goossens
(Undergraduate Topics in Computer Science. ISSN:21971781)
| データ種別 | 電子ブック |
|---|---|
| 版 | 1st ed. 2023. |
| 出版者 | (Cham : Springer International Publishing : Imprint: Springer) |
| 出版年 | 2023 |
| 大きさ | XXV, 439 p. 261 illus., 196 illus. in color : online resource |
| 著者標目 | *Goossens, Bernard author SpringerLink (Online service) |
書誌詳細を非表示
| 一般注記 | Part I. Single core processors -- 1. Getting Ready -- 2. Building a RISC-V Processor -- 3. Building a Pipelined RISC-V Processor -- 4. Building a RISC-V Processor with a Multi-cycle Pipeline -- 5. Building a RISC-V Processor with a Multiple Hart Pipeline -- Part II. Multiple core processors -- 6. Connecting IPs -- 7. A Multi-core RISC-V Processor -- 8. A Multi-core RISC-V Processor with Multi-hart Cores This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore). Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors). The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development. Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators. Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002 HTTP:URL=https://doi.org/10.1007/978-3-031-18023-1 |
|---|---|
| 件 名 | LCSH:Microprocessors LCSH:Computer architecture LCSH:Computers LCSH:Microprogramming LCSH:Operating systems (Computers) LCSH:Software engineering FREE:Processor Architectures FREE:Computer Hardware FREE:Control Structures and Microprogramming FREE:Operating Systems FREE:Software Engineering |
| 分 類 | LCC:TK7895.M5 LCC:QA76.9.A73 DC23:004.22 |
| 書誌ID | EB00003757 |
| ISBN | 9783031180231 |
類似資料
この資料の利用統計
このページへのアクセス回数：4回
※2019年3月27日以降
全貸出数：0回
(1年以内の貸出：0回)
※2019年3月27日以降