VLSI-SOC: From Systems to Chips : IFIP TC 10/WG 10.5, Twelfth International Conference on Very Large Scale Ingegration of System on Chip (VLSI-SoC 2003), December 1-3, 2003, Darmstadt, Germany / edited by Manfred Glesner, Ricardo Reis, Leandro Indrusiak, Vincent Mooney, Hans Eveking
(IFIP Advances in Information and Communication Technology. ISSN:1868422X ; 200)
データ種別 | 電子ブック |
---|---|
版 | 1st ed. 2006. |
出版者 | (New York, NY : Springer US : Imprint: Springer) |
出版年 | 2006 |
大きさ | X, 314 p. 160 illus : online resource |
著者標目 | Glesner, Manfred editor Reis, Ricardo editor Indrusiak, Leandro editor Mooney, Vincent editor Eveking, Hans editor SpringerLink (Online service) |
書誌詳細を非表示
一般注記 | Effect of Power Optimizations on Soft Error Rate -- Dynamic Models for Substrate Coupling in Mixed-Mode Systems -- Hinoc: A Hierarchical Generic Approach for on-Chip Communication, Testing and Debugging of SoCs -- Automated Conversion of SystemC Fixed-Point Data Types -- Exploration of Sequential Depth by Evolutionary Algorithms -- Validation of Asynchronous Circuit Specifications Using IF/CADP -- On-Chip Property Verification Using Assertion Processors -- Run-Time FPGA Reconfiguration for Power-/Cost-Optimized Real-time Systems -- A Switched Opamp Based 10 Bits Integrated ADC for Ultra Low Power Applications -- Exploring the Capabilities of Reconfigurable Hardware for OFDM-Based Wlans -- Software-Based Test for Nonprogrammable Cores in Bus-Based System-On-Chip Architectures -- Optimizing SOC Test Resources Using Dual Sequences -- A Novel full Automatic Layout Generation Strategy for Static CMOS Circuits -- Low Power Java Processor for Embedded Applications -- Impact of Gate Leakage on Efficiency of Circuit Block Switch-Off Schemes -- Evaluation Methodology for Single Electron Encoded Threshold Logic Gates -- Asynchronous Integration of Coarse-Grained Reconfigurable XPP-Arrays Into Pipelined Risc Processor Datapath -- Gray Encoded Arithmetic Operators Applied to FFT and FIR Dedicated Datapaths -- Stuck-At-Fault Testability of SPP Three-Level Logic Forms International Federation for Information Processing The IFIP series publishes state-of-the-art results in the sciences and technologies of information and communication. The scope of the series includes: foundations of computer science; software theory and practice; education; computer applications in technology; communication systems; systems modeling and optimization; information systems; computers and society; computer systems technology; security and protection in information processing systems; artificial intelligence; and human-computer interaction. Proceedings and post-proceedings of referred international conferences in computer science and interdisciplinary fields are featured. These results often precede journal publication and represent the most current research. The principal aim of the IFIP series is to encourage education and the dissemination and exchange of information about all aspects of computing. For more information about the 300 other books in the IFIP series, please visit www.springeronline.com. For more information about IFIP, please visit www.ifip.org HTTP:URL=https://doi.org/10.1007/0-387-33403-3 |
---|---|
件 名 | LCSH:Computer engineering LCSH:Computer networks LCSH:Electronic circuits FREE:Computer Engineering and Networks FREE:Electronic Circuits and Systems |
分 類 | LCC:TK7885-7895 LCC:TK5105.5-5105.9 DC23:621.39 DC23:004.6 |
書誌ID | EB00003841 |
ISBN | 9780387334035 |
類似資料
この資料の利用統計
このページへのアクセス回数:1回
※2019年3月27日以降
全貸出数:0回
(1年以内の貸出:0回)
※2019年3月27日以降