OPAC

検索結果一覧に戻る

Completion Detection in Asynchronous Circuits : Toward Solution of Clock-Related Design Challenges / by Pallavi Srivastava

データ種別	電子ブック
版	1st ed. 2022.
出版者	(Cham : Springer International Publishing : Imprint: Springer)
出版年	2022
大きさ	XV, 119 p. 65 illus., 51 illus. in color : online resource
著者標目	*Srivastava, Pallavi author SpringerLink (Online service)

所蔵情報を非表示

URL	巻　次	配架場所	請求記号	登録番号	コメント	刷　年	状　態	利用注記	ISBN	予約	請求メモ
URL		射水-電子	007	EB0001660	Computer Scinece R0 2005-6,2022-3				9783031183973

書誌詳細を非表示

一般注記	Introduction to asynchronous circuit design -- "Preliminary considerations for asynchronous circuit design." -- "Completion detection schemes for asynchronous design style" -- Case Studies: Barrel shifter and binary adders -- "Generic Architecture of deterministic completion detection scheme" -- Architecture optimization using deterministic completion detection" -- Simulations This book is intended for designers with experience in traditional (clocked) circuit design, seeking information about asynchronous circuit design, in order to determine if it would be advantageous to adopt asynchronous methodologies in their next design project. The author introduces a generic approach for implementing a deterministic completion detection scheme for asynchronous bundled data circuits that incorporates a data-dependent computational process, taking advantage of the average-case delay. The author validates the architecture using a barrel shifter, as shifting is the basic operation required by all the processors. The generic architecture proposed in this book for a deterministic completion detection scheme for bundled data circuits will facilitate researchers in considering the asynchronous design style for developing digital circuits. Analyzes circuit design techniques in the context of timing constraints; Develops a generic, deterministic completion detection scheme for asynchronous circuits using bundled data protocol; Demonstrates a single-precision, asynchronous bundled data barrel shifter to validate the completion detection scheme HTTP:URL=https://doi.org/10.1007/978-3-031-18397-3
件　名	LCSH:Electronic circuits LCSH:Electronic circuit design LCSH:Microprocessors LCSH:Computer architecture FREE:Electronic Circuits and Systems FREE:Electronics Design and Verification FREE:Processor Architectures
分　類	LCC:TK7867-7867.5 DC23:621.3815
書誌ID	EB00001048
ISBN	9783031183973